Introduction
The purpose of this document is to provide comprehensive coverage of the APS power supply control design. This includes application software, embedded controller software, networks, and hardware. The basic components will be introduced first, followed by the requirements driving the overall design. Subsequent sections will address each component of the design one by one. Latter sections will address specific applications.
Components
The physical layout of power supply control follows the general APS controls model.
Fig. 1. Power Supply Control Layout
The workstations and Input/Output Controllers (IOC) are a shared resource. The EPICS control system provides the softwarehardware infrastructure neccessary to implement the control protocol between the workstations and IOC's. A bitbus subnet, specific to power supply control, is dropped off from various IOC's. Each subnet controls roughly 6 Power Supply Control Units (PSCU). Each PSCU can control up to 8 individual power supplies.
Power Supply Control Unit (PSCU)
The PSCU consists of Gespac, Inc. G-64 bus hardware running the OS-9 operating system. The typical unit has 21 3U form factor slots. Multi-tasking embedded control software runs on a M68000 or M68030 CPU. The software services external requests from both a local serial port, and the bitbus link. A variety of commercial and custom boards are present on the bus which control the remote DACIADC board in the actual power supply.
IOC
The IOC is a 21 slot VME crate with a Motorola 167 CPU running the VxWorks operating system. These are distributed about the facility and are shared (RF, PS, Vac, Diags.). A collection of EPICS records are configured for each attached power supply. Readbacks are obtained from the PSCU via periodically scanned records, and setpoints are delivered on demand. A variety of links are established between records to implement more complex functions such as tolerance checking.
Workstntlon

I
The typical workstation is a Sun SparcStation running SunOS4.I.x. The windowing system is SAIC-VUE running on an X11R.5 server. Monitoring and control points, which are distributed among the many IOC's, are accessed via the Channel Access (CA) library. EPICS contains many high level tools which utilize CA. Custom applications may also be constructed using the CA library. Specific power supply applications are addressed later in this document. Typically, one needs to provide status monitoring, lattice save/restore, ramp table loading, and setpoint knobbing.
Control Requirements
Control of power supplies can be classified into threemajor types, DC, ramped, and pulsed. The control hardware and software is different for each type, but is uniform within a type. In addition to supporting these threegeneral types of control, a number of specific requirements are explained below which have significant implications for the design.
DC
The PAR, transfer line, and Storage Ring supplies are all DC. DC implies that a single setpoint may be given, and the current will ramp linearly to that setpoint. The DACs which provide the reference voltage are pulsed up or down, one count at a timeu. Therefore, the ramp slope is selected by a combination of input clock frequency, and a programmable clock divider. The solid core PAR magnet supplies in particular must be clocked up/down at a precise frequency. For other magnets, the exact rate is less critical, something less than the slew rate of the supply being adequate.
Rnmpcd
The booster dipoles, quads, sextupoles, and correctors are all ramped. The PSCU for these supplies utilizes an Arbitrary Function Generator (AFG) board. The AFG board contains a deep FIFO, each byte indicating whether the DAC should be pulsed up, pulsed down, or left alone. An appropriate sequence of values in the FIFO will result in the desired reference voltage waveform being generated as the bytes are clocked out. Software is provided for describing a function with a particular number of segments. The remaining points required to fill the FlFO are generated via linear interpolation.
Under normal 2Hz booster operation, the ramping waveform is generated over a 250 ms period. The remaining 250 ms allow the AFG board to return the power supply to a DC bias level. A new waveform may be loaded at any time, and upon being selected, will apply to the next ramp cycle. A beam coast mode prevents the DAC from being reset after the first 250 ms. Once in beam coast mode, the current DAC value may be adjusted as though it were a DC supply.
Pulsed
The kicker, bumper, pinger, and septum magnet supplies are of the pulsed power supply class. These supplies are unique in that their operation is controlled primarily via pulses from the fast timing and event systems. The DACs are synchronously loaded with setpoints. The supply acts on the setpoints when given the appropriate sequence of level, charge, and discharge pulses.
Hnrdwnre Synchronized Sets
In addition to setting power supplies individually, it is neccessary to command a set of power supplies to act on a new setpoint or ramp table simultaneously. In the synchrotron, for example, new waveforms may be prepared for the quadrupoles and correctors. The AFG boards for these supplies must simultaneously switch from the old waveforms to the new ones. The kickers may also be pre-loaded with new setpoints which will be acted on simultaneously
Knobs
The ability to knob the setpoint(s) of DC supplies must be provided. These knobs are "relative" in that rotation causes the setpoint to move up or down from the last assigned point. A knob may control a single supply. A knob may also control a set of supplies by using a weight vector to specify the proportion of change for each supply. Typically the knob generates a stream of delta values. Each of these results in a new setpoint for the supply. When knobbing a set of supplies, one must ensure that all the supplies in the set have responded before issuing another change.
Power Supply Control Units
The following figure shows the typical PSCU in relation to a single power supply. Keep in mind, however, that up to 8 power supplies may be interfaced. 
Introduction
Each PSCU has one CPU. For DC supplies, a 68000 based CPU is used (GESSBS-6AH256). For the ramped supplies, a 68030 based CPU is used (GESMpU302) to provide hardware floating point capability for interpolating ramp tables. The CPU provides two serial ports. One is used for local dumb terminal control of the PSCU (for the 68030 CPU, the serial ports are on a companion board GESMFI-1). The control software is developed on a disk-based system, and burned onto EPROMS.
Either a timer card @C supplies), or an AFG card (ramped supplies) is used to control the power supply DAC. All DAC's are pulsed up and down, as opposed to being parallel loaded. The one exception is when the supply is being used in the orbit control feedback system, in which case an absolute setpoint is loaded directly into the DAC.
The ADC-DAC interface card is used to control the DAC control source (either PSCU has control, or diagnostic feedback system does, not both). In addition, this interface card is used to acquire the high resolution ADC value from the current transductor. The actual A/D conversion occurs in the Remote DAC-ADC board. The data is then sent serially to the PSCU. The user also has the option of acquiring the actual DAC contents as well, hence the need for a Data Src select.
Lastly, commercial 12bit ADC and Digipl I/O cards are used to interface with assorted field signals. Typically the 12bit ADC converts the magnet temperature, IGBT temp, capacitor temp, and PS voltage. The Digital I/O trips and resets the supply and monitors various interlock states.
Development
The embedded control software was co-developed by Oscar Despe and Claude Saunders. GESPAC, Inc. provides the development platform. This platform is identical to the target stand-alone system with the exception that a floppy and hard disk are present with the editors and compilers needed. The operating system used is Microware's OS-9/68k V2.4. Code is edited and compiled on the development system. Testing is performed by serial-downloading the OS-9 modules to a stand-alone PSCU with special development EPROMS. After testing, S Records are generated and (somehow) transferred to an MS-DOS format disk. These S Records may then be used with any compatible EPROM burning system. The complete development setup is shown below. The IOC/workstation component will be explained in a later section. Fig. 3 . PSCU development configuration.
Smnd&Inns
A terminal session on the workstation is opened with the /term port of the Gespac development system. The /term device is the serial port which corresponds to stdin and stdout in the OS-9 C environment. The PSCU code is compiled into a collection of OS-9 modules. Each of these modules is downloaded to the standalone PSCU via the /tl serial port. Local control of the standalone system then occurs via the /ttyb ->/term -> /tl ->/term path. By default, the PSCU software boots in remote (bitbus) control mode.
Before local serial port control may be used, the PSCU must be switched to local control by entering the command "local".
While development and testing may both be done on the development system, this is not recommended. Mistakes in addressing boards may result in corrupting the hard disk.
In a similar fashion, the IOC code is developed on the workstation and loaded to the IOC via ethernet.
Local control of the IOC is achieved via the serial port.
Code Overview
The PSCU software consists of three tasks: tpscu, rs232, and bitbus. Each task is a separate OS-9 module. In addition to these custom modules, there are a number of OS-9 drivers and OS support code that is part of any standalone system. We begin by describing the purpose of each C source and header file. An overview of how these modules work together during operation is then provided. The tpscu task is always run first. This task begins by creating a shared data module and initializing most of the hardware. The 1x232 and bitbus tasks are then forked. Tpscu then waits until the rs232 task exits before terminating itself. Should either the rs232 or bitbus task terminate abnormally, the exit status will be captured and printed.
The rs232 task begins by connecting to the shared data module. An intercept routine is then installed to handle incoming characters. The task sleeps until the intercept routine sees a newline character, at which time the task is woken by a signal and proceeds to parse and execute the command. It is neccessary to intercept each character (unbuffered stdin) due to the half-duplex nature of the serial driver. If buffered stdin were used, no other task may write to stdout while the 1x232 task is waiting for a new command line. This is unacceptable since the bitbus and tpscu task may write to stdout at any time.
The bitbus task begins by connecting to the shared data module. The /gesbit device is then opened. A loop is entered and the task immediately sleeps in the bitbus driver message receive call. Each new message arriving from the IOC wakes the task up, at which time the message is parsed and executed. A response message is always returned after which the task returns to sleep.
Commands, whether they are received from bitbus or the serial port, modify the shared data memory. This memory typically contains the readbacks and setpoints for each of the power supplies, as well as some general data for operating the hardware. There is no data synchronization problem between the rs232 and bitbus tasks since the PSCU is either in local or remote mode. When in remote (bitbus) mode, the serial port will accept no command except the one which selects the local mode. When switched to local mode, the bitbus task will not process "set" commands, and will only read from the current memory in response to "get" commands (as opposed to actually performing an A/D conversion, for example).
Generating EPROMs
Three separate EPROM versions are generated from the same source code using conditional compilation and makefile directives. One version runs on the 68000 based PSCU's and is for DC and pulsed supplies only. The second version runs on the 68030 based PSCU's and is for the 12-bit booster correction supplies. The third version also runs on the 68030 and is for the 16-bit booster supplies. The latter two versions are necessary to handle the two different AFG board designs.
The source code directory contains three subdirectories, 68K, 68020-12, and 68020-16.68020 is used, since the compiler actually generates 68020 code, although it is run on an 030 processor. A directive at the beginning of the makefile indicates where the executables will be placed after compilation.
In addition to makefile directives, a number of #define's should be modified in the file my-defs.h according to the version being generated. These are documented at the head of the file: AFG to indicate whether an AFG board is present in the PSCU, NCH to indicate the number of channels supported (usually 4 or S), FDEPTH to indicate the afg FIFO depth, IOADDR to indicate the base of synchronous address space on the bus, and lastly VER to provide the EPROM version number.
Once compiled, the three OS-9 modules tpscu, rs232, and bitbus, must be copied into the appropriate directory for generation of the EPROM S-records. The 68K modules must be copied into /h0/sbs6/cmds/bootobjs. The 68020-XX modules must be copied into /hO/mpu302/cmds/bootobjs. A shell script entitled make-rom is then run to generate the S-record files.
The S-records are entitled U15 and U16 for the 68K target, and U30, U32, U50, U52 for the 68030 target. These files must then be transferred to an MS-DOS format disk for use in the EPROM programmer. Options abound here, but typically kermit may be used to transfer them to a PC or workstation.
Local Serial Control
Assuming the PSCU software has been loaded to a target system (either by download or EPROMS), we now examine the command set available from the local serial port. After booting and initialization, the PSCU is by default in remote control mode (Le. the bitbus link has control). The PSCU must first be switched to local mode by entering the command "local" in lower case. Note that this will disable remote control, so it should only be done after informing the control operator. When the local session is complete, either reboot, or explicitly enter "remote" to return to the default mode. The available commands are as follows (note that the afg commands are disabled on the DC PSCU versions):
o local Switch to local serial port control of the PSCU e remote Switch to remote (bitbus) control of the PSCU 0 rampto ps int Ramp the DAC of power supply ps to absolute value int. int is a decimal number from 0 to 65535. This value will be interpreted according to the DAC in the power supply. For example, the bipolar supplies are offset binary, not 2's complement. If ps is -n, you must supply n int values. Supplies 0 to n will ramp up to their respective setpoints.
0 setbyte ps hexval Set the digital output byte of ps to hexval. 0 setsync ps mode Set the power supply's sync mode where mod& (default) means no sync, and mode = 1 means enter sync mode. Subsequent rampto commands will not cause actual ramping until either a hardware sync pulse is received by the timer card, or the sync mode is disabled. 0 setsource ps mode Set the control source for ps. M o d s 0 (default) means PSCU controls the power supply's DAC. M o d e l means the diagnostic feedback system controls the DAC via the serial data link on the remote DAC-ADC card. 0 calibrate ps Execute a 1 second calibrate cycle on the precision ADC for ps. 0 getdac ps Get the current DAC value for ps. The value printed is decimal. Note that the value is 0 getrb ps rb Get analog readback(s) for ps. This command causes actual conversions to take place. raw. For some DACs, the lower two bits are meaningless.
Rb 0 is the precision ADC readback, while rb 1 through 4 are the four 12-bit GESADC readbacks. If rb=-1, all five will be reported. If ps=-1, the readbacks for all 8 power supplies will be reported. 0 getsb ps Get the digital input byte for ps. 0 exit or quit Exits the PSCU application. Enter tpscu at shell prompt to restart. 0 setverbosity level Sets the degree of debugging print statements. Level 0 means no output will be generated other than to return data. Level 1 and up means some diagnostic information will be printed, particularly for the rampto command. 0 setformat type Sets format to decimal or hex for data returned by "get" commands. Type 0 for hex output, type 1 for decimal output. 0 setadcdelay delay Adjustable delay for operating the fast precision adc. Default of 10 seems to work well, but we provide this option as a precaution. The delay is actually a loop count, not a real time value.
or down for a rampto command. This is default.
0 enabledacrb ps Use actual DAC readback as current value when determining how far to ramp up 0 disabledacrb ps initval Use DAC value maintained in software as current value, not actual DAC value. This capability is mainly for testing purposes, since the hardware DAC readback may occasionally fail, making other tests difficult. An initval must be provided to initialize the current value. Initval is a decimal value from 0 to 65535. 0 ver Prints current EPROM version (V1.2.0 for example). 0 dowaveform ps from to rate iter sync Generate triangle waveform that spans from to using divider value of rate. Do it iter times where -1 means indefinitely. If sync=l, wait for sync pulse to start.
Note that this prevents any other use of the PSCU. It is only for testing purposes. between 2.0 and 125.0, bias and peak are in amps, and imax is the full scale current for the given ps type.
delay microseconds after the start pulse. Subsequent getrb ps 0 will fetch this value. Note that this is a one shot configuration. It must be repeated for each sample retrieved. 
Remote Bitbus Control
This section covers the format of bitbus messages sent to the PSCU's bitbus controller, and the responses returned. They correspond roughly to the serial commands, although much fewer in number. These bitbus messages are packaged and sent by the various device support modules in the IOC. Messages originate only from the master bitbus node on the IOC. However, when a message is received by the PSCU, a response must always be sent back.
The bitbus message structure is as follows. The fields are standard and documented elsewhere. We will focus only on the cmd-resp, sd-tasks, and data fields, for these contain application specific information. We have chosen to use the lower nibble of the sd-tasks field (normally for encoding the destination 8044 task) to encode the power supply number to which the message applies. The cmd-resp field contains the command code for that message. All command codes begin at OxC8, the user definable range as per BITBUS specifications. The file psMsg.h identifies the command codes placed in this field.
All parameters for a given command code are in the data field. We will examine the format of the data field for the command and the response. No field, other than the data field, need be modified by the PSCU application when formulating a response. The first parameter indicates which output bit is to be set. The second parameter is the binary value to write. Programs AFG counter to generate given reset bias on next backgroundforeground swap. Bias level follows offset binary encoding for bipolar supplies. This same command will adjust the DC setting of the supply when in manual mode. Sets AFG operational mode. Mode 0 sets AFG to auto mode (normal 2Hz operation). Mode 1 sets AFG to manual mode (clock out one ramp and hold, allowing for DC adjustments with SET-BIAS). Mode 2 is an AFG reset mode, which should be entered prior to returning to auto mode. When the AFG is in auto mode, mode 3 requests a fifo foregroundhackground swap on the next ramp cycle. When the AFG is in manual mode, mode 3 requests that the latest SET-BIAS level be pulsed out (DC adjust).
SETKLEV (OxD4) -load PSCU kicker board with new kicker level
The desired kicker setpoint is supplied in bytes 1 to 4. Since DACs are mostly 16 bit, bytes 1 and 2 are usually 0, The last byte should be 0 if supplying the injection level and 1 for extraction level. An ack code of Ox00 indicates all is well. 0 LOADKLEV (OxD5) -arm new kicker levels to be shifted to remote DAC on next charge pulse Programs AFG to swap foreground with background on next ramp cycle. Mode tentatively used to distinguish between SUPD, IUPD, and MANUAL-IUPD type swaps.
IOC
The IOC's contain a database of EPICS records (process variables) required for power supply control.
This section documents the records used for control of the various power supply types. The IOC hardware for control consists primarily of a PEP Modular Bitbus Controller.
Process Variable Nomenclature
All process variables which are involved in controlling a particular supply are prefixed with the physicists nomenclature. This is followed by a colon, a word describing the records purpose, and finally suffixed with the record type in capital letters. In short: 
I
The INP/OUT field specifies which bitbus link, which power supply control unit, and which channel of that power supply control unit the record is to be associated with. Occassionally a parameter value is used in conjunction with the DTYP field to specify, for example, which digital input bit of that supply you are interested in. The INP/OUT field appears as follows:
#LO N1 PO S3 @ L is link, N is node, P is power supply, and S is parameter
This entry points to bitbus link 0, node 1 (each power supply control unit is one node), and power supply 0 of that unit. If the DTYP field was "PSCU Status Byte", we would also be requesting S3, or the fourth digital input bit for supply 0.
The DTYP field selects a particular function of the power supply control unit. 
Control Screens
The majority of operations carried out on power supplies involve non-power supply specific tools such as BURT (backup and restore tool), and km (knob manager). Screens are provided to check the status of all power supplies in a given ring or transfer line. Engineering screens are provided primarily for diagnosis. Should one of the status screens indicate a bad supply, the engineering screen may be brought up to investigate which interlock tripped. This section briefly describes the various control screens provided.
For the moment, the temporary booster supplies and correctors have the same screens as the PAR, ie.
DC operation only.
Summary Power Supply Status
-I _ _ _ Shown here is a status screen for the LTP. A similar screen is available for PAR, PTB, Booster, and BTS.
This screen provides an led for each supply. A green led indicates the supply is available for use. Red indicates that the supply is off, an interlock has tripped, or that someone is operating the supply locally. White indicates that remote control of the supply is not possible due to failed communications. Either the IOC is down, or the bitbus link between the IOC and power supply control unit has failed. When white, the readbacks viewed on the engineering screen should be considered invalid. The engineering screen for each supply may be brought up by dragging the mouse down on the blue menu button.
DC Supply Engineering Screen
The The colors follow an alarm priority from green to yellow to red to white. The summa: led reflects the highest priority color from the bits to the right.
When the STATUS led is white, the data on the display should be considered invalid. A white led almost always indicates that communications with the power supply control unit have failed. A red Communications bit indicates the power supply is in local control. A green Communcations bit indicates that the the data on the screen is valid. The remaining bits vary from supply to supply, but generally reflect the interlock status. These bits will be either red or green.
The RESET/ON and OFF buttons provide the means to turn the supply off and on. The Calibrate button initiates a precision adc calibration cycle. This is generally done automatically on power up. The Rate Divider field allows adjustment of the DAC slew rate. The lower the divider, the higher the slew rate. This field will eventually be changed to reflect the actual slew rate.
PAR Kicker Engineering Screen
Note that this screen provides control over a shared kicker (injectiodextraction). Each level has its own setopint. For a non-shared kicker (ie. the booster kickers), there will be only one device listed.
This screen is essentially identical to the DC supply engineering screen with the exception of one button. When a new setpoint is given in the SET field, the new value is not sent to the DAC until the Send Level button is pressed. The new setpoint will go into effect on the next kicker charge pulse from the timing system. With this button, it is possible to prepare several kickers with new setpoints to be acted on simultaneously. The Send Level button need only be pressed once on one of the kicker screens.
The PFN Voltage readback (VOLTAGE) is sampled at a specific time relative to the Linac Pretrigger Gate Pulse. The time of sample may be adjusted via the blue text entry field under the VOLTAGE readback.
PAR Septum Engineering Screen
Note that this screen provides control over a shared septum (injectiordextraction). Each level has its own setopint. For a non-shared septum (ie. the booster septums), there will be only one device listed.
This screen is essentially identical to the DC supply engineering screen with the exception of one button. When a new setpoint is given in the SET field, the new value is not sent to the DAC until the Send Level button is pressed. The new setpoint will go into effect on the next septum charge pulse from the timing system. With this button, it is possible to prepare several septums with new setpoints to be acted on simultaneously. The Send Level button need only be pressed once on one of the septum screens.
The Primary Current readback (CURRENT) is sampled at a specific time relative to the Linac Pretrigger Gate Pulse. The time of sample may be adjusted via the blue text entry field under the CURRENT readback.
Booster PS Quadrant Interlock Screen
This screen monitors the grouped magnet interlocks. There is a chain of interlocks for each quadrant of magnets. They are also grouped by type: Dipole, Quadrupole Focusing (QF), Quadrupole Defocusing (QD), Sextupole Focusing (SF), Sextupole Defocusing (SD). A green led indicates no trip, red indicates a trip, and white means that communications with the IOC are down. The blue button will reset all the interlock chains..
Rampload
Support for loading ramp tables to ramped supplies is in the works. The tool will accept an SDDS specification of the supply ramp tables.
Composite Knobs
For knobbing of individual setpoints, see documentation on km (knob manager). A preliminary composite knob assignment tool called knobconfig is available. This tool reads a single SDDS file which specifies which knobs are to be assigned to which devices (or process variables). An overall gain may be given, and weights for the composite device constituents may also be supplied.
Knobconfig
t NAME knobconf ig SYNOPSIS knobconfig spec-file DESCRIPTION Assigns knobs to devices and process variables according to spec-file. Assignments are activ program execution. In general, it is best not to run this utility in background. Knobs are a tially in the order that data tables appear in the spec-file. A typical spec-file is as follows:
.. ............................... 
Magnet Conditioning
Two utilities are provided for conditioning the magnets for DC supplies. The utility standardize is for unipolar conditioning, while degauss is for bipolar conditioning. The following subsections describe these utilities in a manual page format. Finish -end standardization at this setpoint Approach-"below" means approach finish from below "above" means approach finish from above
Standardization
OPTIONS
-w e w -stop -configure
Find out which devices in spec-file are undergoing standardization.
Halt standardization of devices in spec-file.
Configure subroutine records for standardization; Do not initiate. Standardization may then be initiated later via a channel access put to the PROC field of the subroutine record, or via a device message "devSend PlHl standardize" . Find out which devices in spec-file are undergoing degaussing.
Halt degaussing of devices in spec-file.
Configure subroutine records for degaussing; Do not initiate. Degaussing may then be initiated later via a channel access put to the PROC field of the subroutine record, or via a device message "devSend PlHl degauss" .
Footnotes
(1)Supplies involved in feedback orbit correction allow for parallel loading of the DAC.
